Voltage balancing of modular smart transformers based on dual active bridges

Sante Pugliese
Markus Andresen
Rosa Mastromauro
Giampaolo Buticchi
Silvio Stasi
Marco Liserre

Suggested Citation

Voltage Balancing of Modular Smart Transformers Based on Dual Active Bridges

Sante Pugliese*, Markus Andresen †, Rosa Mastromauro ‡, Giampaolo Buticchi †, Silvio Stasi * and Marco Liserre †
*Department of Electrical and Information Engineering, Politecnico di Bari, Italy
Email: sante.pugliese@poliba.it, silvio.stasi@poliba.it
†Chair of Power Electronics, Christian-Albrechts-Universität zu Kiel, Germany
Email: ma@tf.uni-kiel.de, gibu@tf.uni-kiel.de, ml@tf.uni-kiel.de
‡ Dipartimento di Ingegneria dell’Informazione, Firenze, Italy
Email: rosaanna.mastromauro@unifi.it

Abstract—Modular medium voltage power converters have gained increasing attention in context of Smart Transformers (STs) in the electrical distribution grid. A possible ST architecture can be built by a Cascaded H-Bridge (CHB) converter in the Medium Voltage side and Dual Active Bridges (DABs) in the isolation stage. One of the main issues in the CHB control is represented by the voltage balancing. This work investigates the control for the two converter stages comparing the voltage balancing by the MV stage with the voltage balancing by the isolation stage under unbalanced loading conditions. The proposed balancing technique, applied in the isolation stage is demonstrated to offer higher bandwidth than the commonly used balancing in the MV-stage, which is especially important in case of high number of CHB-cells and different power transfer of the CHB cells. These conclusions are supported by simulation and experimental results.

I. INTRODUCTION

The increasing electric power generation by renewable energy sources connected to the electrical distribution grid leads to the challenge for the grid operators to balance the time varying power injection. The ST, which is a power electronics based transformer with additional control and communication capability, is a possible solution to perform this management and to increase further the hosting capacity for renewable energy sources [1]. A remaining challenge for this system is to maintain a high quality of service by means of a high availability for the grid when installing STs instead of traditional transformers in the electrical distribution grid.

Modular power converters enable to realize the ST with standard power semiconductors and to include fault tolerance for increasing the availability of the system. Thereby, the ST based on the CHB-converter connected to DABs is a promising solution [2], [3]. Particularly, the use of Silicon requires a high number of H-bridges to connect the power converter to the MV grid, because these devices are limited in the blocking voltage. The high number of cells challenges the voltage balancing of the converter, which is commonly applied in the medium voltage stage of the ST as shown in Fig. 1, where \( V_{DC,i} \) denotes the \( i \)-th output voltage of the AC/DC power conversion stage and \( V_0 \), the LV DC link voltage. With a high number of cells, the switching frequency of the single devices is low and special algorithms are required to balance the DC-links [4], [5].

The voltage balancing control is getting even more important in case of an unsymmetrical loading of the different building blocks [6], [7]. Unequal processed power leads to different voltage ripples on the capacitors in the H-bridge of the CHB-converter and power variations affect a variation of the DC-link voltage. Particularly the voltage variations caused by power variations should be minimized for not affecting the power transfer of the system. To reduce the effect of the power variations on the voltage variations without increasing the DC-link capacitance, the DC-links in the CHB converter need to be balanced with fast dynamics [8].

In order to obtain a balancing controller with fast dynamics, in this paper the balancing controller is operated at the isolation stage level while a stress-balancing controller is applied to the MV stage. It does not balance the power in the DABs, but the stress for the components in the system as shown in Fig. 2.

First, this work develops the average model and a small signal model for the balancing controller in the isolation stage in section II and demonstrates the controller design in section III. The superior dynamics are demonstrated analytically in section IV and the models are validated experimentally in section V. For this purpose, the voltage balancing in the isolation stage is implemented on a low voltage test bench and compared to the voltage balancing by the medium voltage stage. Finally, the results are concluded in section VI.

II. SYSTEM DESCRIPTION AND MODELING

The analyzed ST consists of a single phase active rectifier in the MV stage connected to isolated DC/DC converters (DABs) in the isolation stage. The DABs are series connected in the MV stage and parallel connected in the Low Voltage (LV) stage, feeding a common load. This is shown in Fig. 3 for a 5-level CHB, which is considered in the design of the average model for greater clarity. Despite performing the analysis only for the 5-level CHB, the analysis can be extended to a higher number of levels.
The average model of the ST is developed to derive the small signal model and the tuning procedure of every control loop. A complete scheme is depicted in Fig. 4. The CHB is represented as the sum of \( N = 2 \) voltage sources connected to the main grid voltage \( E \) through an inductive filter \( L_g \). The output voltage of each CHB cell \( v_i \) is modeled in the AC side with (1), where \( V_{DC,i} \) is the corresponding DC-link voltage and \( m_i \) the corresponding modulation index.

\[
v_i = V_{DC,i} m_i \quad \text{with } i=1,2
\]  

The \( i \)-th DC-side current of the CHB \( i_{DC,i} \) can be expressed with (2).

\[
i_{DC,i} = i_g m_i \quad \text{with } i=1,2
\] 

The DABs are represented in MV-side and LV-side as current sources with the MV-side current \( i_{DAB,i} \) and the LV-side current \( i_{o,i} \), which can be expressed with (3) - (4).

\[
i_{DAB,i} = \frac{V_{DC,i} T_{DAB} \varphi_i (1 - \varphi_i)}{2 L_k n} \quad \text{with } i=1,2
\]

\[
i_{o,i} = \frac{V_{DC,i} T_{DAB} \varphi_i (1 - \varphi_i)}{2 L_k n} \quad \text{with } i=1,2
\]

Here \( T_{DAB} \) is the DAB switching period, \( \varphi (-0.5 < \varphi < 0.5) \) is the phase-shift between the primary and secondary voltage of the Medium Frequency Transformer (MFT), \( n \) is the MFT turn ratio, \( L_k \) is the leakage inductance. \( V_{DC} \) and \( V_o \) are the input and output DAB voltages.

**B. Small signal model of the CHB**

Based on the average model of the CHB in Fig. 4 the system is transformed from the stationary reference frame into the rotating system [9]. The small signal model of the CHB is derived, whereas \( m_1 \) and \( m_2 \) are the modulation indexes of the H-bridge 1 and H-bridge 2, respectively:

\[
L_g \frac{d i_g}{dt} = m_1 V_{DC,1} + m_2 V_{DC,2} - e
\]  

In the following \( m_1 = m_2 = m \) and \( V_{DC,1} = V_{DC,2} = V_{DC} \) are assumed and Kirchhoff’s current law is applied to the MV-side DC-link in (6).

\[
C \frac{dV_{DC}}{dt} = \frac{1}{2} m_i - i_{DAB}
\] 

Assuming the second-order signal perturbations to be zero, the small-signal linearization of (5) and (6) leads to:

\[
L_g \frac{d \hat{i}_g}{dt} = 2 \hat{m} V_{DC} + 2 M \hat{V}_{DC}
\]

\[
2C \frac{d \hat{V}_{DC}}{dt} = \hat{m} I_g + M \hat{i}_g - 2 \hat{i}_{DAB}
\]

This is transformed into the Laplace domain in (9)-(10).

\[
\hat{g}(s) = \frac{2 \hat{m}(s)V_{DC} + 2 M \hat{V}_{DC}}{L_y s}
\]
Fig. 5: CHB Small Signal Model for $N = 2$.

Fig. 6: Control scheme of the CHB-converter for $N = 2$.

$$
\dot{V}_{DC} = \ddot{m}I_g + M\ddot{i}_g - 2\dot{i}_{DAB} \frac{2C}{2}\vphantom{I_g (s) - \frac{2}{2}}
$$

From (9), the small signal modulation signal $\ddot{m}$ is derived as:

$$
\ddot{m}(s) = \frac{L_g\ddot{I}_g(s) + 2M\dot{V}_{DC}}{2V_{DC}}
$$

By substituting (11) in (10), the transfer function between the DC-link voltage $\dot{V}_{DC}$ and the correspondent AC current and MV-side current of the DAB is obtained. The resulting transfer function is expressed with (12).

$$
\dot{V}_{DC}(s) = \frac{I_g L_g s + 2V_{DC} M + 4V_{DC} C s + 2I_g M}{4V_{DC} C s + 2I_g M}\ddot{i}_g(s)
$$

Finally, the resulting small signal model of the 5-Level CHB is shown in Fig. 5.

C. Small signal model of the DAB

From the average model of the DAB in Fig. 4, the small signal-linearization of the $i$-th DAB in the MV-side and the LV-side respectively leads to:

$$
\ddot{i}_{DAB,i} = \frac{T_{DAB}}{2Lk} [\ddot{\varphi}_i(1 - 2\Phi_i) V_{o,i} + \ddot{V}_{o,i}(1 - \Phi_i) \Phi_i]
$$

$$
\ddot{\varphi}_i = \frac{T_{DAB}}{2Lk} [\ddot{\varphi}_i(1 - 2\Phi_i) V_{DC,i} + \ddot{V}_{DC,i}(1 - \Phi_i) \Phi_i]
$$

Applying Kirchhoff’s voltage law to output port of the two DAB, considering equal parameter for each DABs, (16) is obtained:

$$
\dot{i}_0 = \dot{i}_{0,1} + \dot{i}_{0,2} \quad \ddot{V}_o = \frac{R_0}{R_0 C_0 s + 1} \dot{i}_o
$$

Substituting (15) in (14) leads to:

$$
\ddot{V}_o = \frac{R_0}{R_0 C_0 s + 1} \frac{T_{DAB}}{L_k n} [\ddot{\varphi}(1 - 2\Phi) V_{DC} + \ddot{V}_{DC}(1 - \Phi) \Phi]
$$

III. CONTROLLER DESIGN

A. CHB-grid current and DC-voltage control loop

The control of the DC voltage through the AC current is implemented in two loops, an outer DC voltage control loop and an internal current control loop as shown in Fig. 6. The inner loop is tuned to achieve short settling times, while the outer loop is tuned for optimum regulation and stability. If the current control loop is adjusted to be optimally damped a second-order transfer function $G_i(s)$ is derived for the current loop [10]:

$$
G_i(s) = \frac{i_g}{s^2 + \frac{2}{3T_i s} + \frac{2}{3T_i s}^2}
$$

Then, the open loop transfer function of the voltage control loop leads to:

$$
\frac{\ddot{V}_{DC,tot}}{\dddot{V}_o(s)} = G_i(s) K_p \frac{T_i s + 1}{T_i s} I_g L_g + 2V_{DC} M
$$

$$
K_p \text{ and } T_i \text{ are the parameters of the PI-controller and they are tuned in order to guarantee voltage loop dynamics, which is at least ten times slower than the closed current loop. The effect of } \dot{i}_{DAB} \text{ in (12) has been considered as an external disturbance.}

B. DABs Output Voltage control loop

The control scheme of the DABs is shown in Fig. 7. Based on (16), which represents the differential equation of the DABs output voltage, a control law can be defined considering $\varphi$ as the control variable and $V_{DC}$ as a measurable disturbance. The effect of $V_{DC}$ in the behavior of the output voltage $V_o$ can be reduced with a feed forward and results in (19).
\[ \tilde{V}_o = \frac{T_{DAB}(1-2\Phi)V_{DC}}{s} \]  
\[ \frac{(V_o^* - V_o)}{R_o} = K_{po}T_{io}s + 1 \]  

(19)

\[ K_{po} \text{ and } T_{io} \text{ are the proportional and the integral constant value respectively. Choosing } T_{io} \text{ equal to } R_oC_o \text{ (pole-zero cancellation), the resulting closed loop transfer function } G_{V,o}(s) \text{ is derived:} \]

\[ G_{V,o}(s) = \frac{K_{DAB}K_{po}}{s + K_{DAB}K_{po}} \quad \text{with} \]

\[ K_{DAB} = \frac{T_{DAB}(1-2\Phi)V_{DC}}{L_kC_o} \]  
\[ (20) \]

This transfer function represents a first order system with a bandwidth dependent on the value of \( K_{po} \), whereby increasing \( K_{po} > 0 \) improves the tracking and increases the disturbance rejection capability.

### C. DABs input voltage balancing loop

The ability to impose a different power reference in the DABs is closely related to the concept of DC-link voltage balancing. In fact, the voltage control loop is not able to balance the DC-link voltage. To avoid overvoltages for the power semiconductors, it is necessary to introduce an additional control loop in the DAB control stage. Such control is carried out with a PI controller for each DC-link. Considering also the acquisition and the PWM delay, the open loop transfer function of the balancing loop is:

\[ G_{BAL,i}(s) = \frac{K_{p,BAL,i}(1-2\Phi)V_{DC}}{s + \frac{1}{T_{BAL,i}}} \]  
\[ \cdot \frac{3L_kC_s}{s + \frac{1}{T_{BAL,i}}}(s + \frac{1}{2V_{DC}}) \]  
\[ (21) \]

Choosing \( T_{BAL,i} = \frac{2V_{DC}}{I_{M}} \) and thereby cancelling the slower pole, the new open loop transfer function is:

\[ G_{BAL,i}(s) = \frac{K_{p,BAL,i}(1-2\Phi)V_{DC}}{3L_kC_s(s + \frac{1}{1.5T_{DAB}})} \]  
\[ (22) \]

### IV. MODEL VALIDATION AND CONTROLLER COMPARISON

The obtained average model is compared to a switching model in Matlab/Simulink and Plecs in Fig. 8. The DC-link voltages are shown and at \( t = 0.5 \) the power in DAB 1 is increased, while it is reduced in DAB 2, maintaining the same output power. It can be seen that the step in the power implies a transient variation of the DC-link voltage variation and the average model fits well the switching model with only a small deviation.

A comparison of the proposed voltage balancing controller performed by the DABs is made with the commonly used balancing performed in the MV-converter. Based on the open loop transfer function for both systems, the crossover frequency is a good index for the estimation of the bandwidth and the speed. The open loop transfer function of the classical controller \( \tilde{V}_{MV balancing,DC,i} \) is expressed with (23).

\[ \tilde{V}_{MV balancing,DC,i} = K_{sys}K_{p,BAL} \frac{1}{1.5T_{CHB}s + 1} \frac{1}{L_g} \frac{1}{R_i} \frac{T_{BAL,i}s + 1}{R_iC_s + 1} \frac{\tilde{V}_{DC,1} + \tilde{V}_{DC,1}}{2} - \tilde{V}_{DC,i} \]  
\[ (23) \]

The crossover frequency in both models is derived for a fixed phase margin of 75°, showing a significant difference in the bandwidth of the two controllers \( BW_{CHB} = 4 \text{ Hz} \), \( BW_{DAB} = 160 \text{ Hz} \) and the disturbance rejection capability. The voltage balancing controller in the isolation stage is superior to the commonly implemented controller in the MV stage, because of the higher switching frequency in the isolation stage. This is commonly required for the medium frequency DC/DC converters, while the switching frequency of the DAB is targeted to be minimized for minimizing the related switching losses.

The different dynamic performances can be observed also in Fig. 10 and Fig. 11 respectively. As expected from the Bode...
### Symbol Description Value

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>$e$ (mV)</td>
<td>DC-link voltage (MV side)</td>
<td>230 V, 60 Hz</td>
</tr>
<tr>
<td>$L_D$</td>
<td>DC-link voltage reference</td>
<td>250 V</td>
</tr>
<tr>
<td>$C_{cell,1}$</td>
<td>DC-link voltage (LV side)</td>
<td>250 V</td>
</tr>
<tr>
<td>$C_0$</td>
<td>MV capacitance</td>
<td>930 μF</td>
</tr>
<tr>
<td>$L_0$</td>
<td>DC-link voltage reference</td>
<td>250 V</td>
</tr>
<tr>
<td>$R_0$</td>
<td>MV capacitance</td>
<td>920 μF</td>
</tr>
<tr>
<td>$k_1$</td>
<td>Load resistance</td>
<td>32 Ω</td>
</tr>
<tr>
<td>$k_2$</td>
<td>Leakage inductance MFT</td>
<td>63 µH</td>
</tr>
<tr>
<td>$n$</td>
<td>MFT turn ratio</td>
<td>1:1</td>
</tr>
<tr>
<td>$f_{sw,CHB}$</td>
<td>Switching frequency of the CHB</td>
<td>3 kHz</td>
</tr>
<tr>
<td>$f_{sw,DAB}$</td>
<td>Switching frequency of the DAB</td>
<td>12 kHz</td>
</tr>
</tbody>
</table>

**TABLE I: Power Stage Parameters.**

In Fig. 10 and 11, the DC-link voltage response to a step in the power distribution between $P_1$ and $P_2$ for CHB and DAB based voltage balancing, respectively, are shown. This indicates a fast rejection of the external disturbance and suggests to use the voltage balancing method in the isolation stage rather than in the medium voltage stage. The experimental results fit the simulation results shown in Fig. 10 and 11. This proves the validity of the average model.

For the validation of the different controller dynamics, a small scale ST prototype has been developed as shown in Fig. 12. It consists of a five level CHB active rectifier connected to the grid and DABs connected to each of the MV DC-links. The DABs are connected in parallel at the output side and feed a resistive load. All H-bridges in the CHB converter and the DABs have been assembled with the same IGBT Danfoss module DP25H1200T101616 and the system is controlled with a dSPACE SCALEXIO system based on three DS2655 FPGA base boards; each board has been programmed with a FPGA Xilinx blockset toolbox. The power stage parameters are summarized in Table I.

The CHB converter is connected to the electrical distribution grid (see Table I) and in balanced condition the power delivered by the CHB active rectifier is $P_{DAB,1} = P_{DAB,2} = 1 \text{kW}$. Consequently, the power is shared equally between the two DC-links. The dynamic behavior of the two voltage balancing approaches is evaluated by changing from equal power distribution to unequal power distribution. This has been conducted by keeping the overall reference power $P_o$ constant and changing the power references of the DABs to $P_{DAB,1} = 3 \cdot P_{DAB,2}$. For $P_o = 2 \text{kW}$, the new reference power results in $P_{DAB,1} = 1.5 \text{kW}$ and $P_{DAB,2} = 0.5 \text{kW}$.

### VI. Conclusion

The voltage balancing for the CHB converter connected to DABs can be performed in the MV-converter or in the DC/DC converter. An average model and a small signal model are developed for the systems and it is demonstrated that the
Fig. 13: DC-link voltage response to a step between $P_1 \rightarrow P_2$ for CHB based voltage balancing.

Fig. 14: DC-link voltage response to a step between $P_1 \rightarrow P_2$ for DAB based voltage balancing.

Fig. 15: Output currents $i_{o,1}$ (red), $i_{o,2}$ (green), $i_o$ (light blue) before and after the power variation.

Fig. 16: Output currents $i_{o,1}$ (red), $i_{o,2}$ (green), $i_o$ (light blue) before and after the power variation.

acknowledgment

The research leading to these results has received funding from the European Research Council under the European Union’s Seventh Framework Program (FP/2007-2013) / ERC Grant Agreement n. 616344 HEART, the Highly Efficient And reliable smart Transformer.

References


