

Article

Noise Efficient Integrated Amplifier Designs for Biomedical Applications

Sebastian Simmich ^{1,*} , Andreas Bahr ²  and Robert Rieger ¹ 

¹ Networked Electronic Systems, Institute of Electrical Engineering and Information Technology, Kiel University, 24143 Kiel, Germany; rri@tf.uni-kiel.de

² Sensor System Electronics, Institute of Electrical Engineering and Information Technology, Kiel University, 24143 Kiel, Germany; ab@tf.uni-kiel.de

* Correspondence: ssi@tf.uni-kiel.de

Abstract: The recording of neural signals with small monolithically integrated amplifiers is of high interest in research as well as in commercial applications, where it is common to acquire 100 or more channels in parallel. This paper reviews the recent developments in low-noise biomedical amplifier design based on CMOS technology, including lateral bipolar devices. Seven major circuit topology categories are identified and analyzed on a per-channel basis in terms of their noise-efficiency factor (NEF), input-referred absolute noise, current consumption, and area. A historical trend towards lower NEF is observed whilst absolute noise power and current consumption exhibit a widespread over more than five orders of magnitude. The performance of lateral bipolar transistors as amplifier input devices is examined by transistor-level simulations and measurements from five different prototype designs fabricated in 180 nm and 350 nm CMOS technology. The lowest measured noise floor is 9.9 nV/ $\sqrt{\text{Hz}}$ with a 10 μA bias current, which results in a NEF of 1.2.



Citation: Simmich, S.; Bahr, A.; Rieger, R. Noise Efficient Integrated Amplifier Designs for Biomedical Applications. *Electronics* **2021**, *10*, 1522. <https://doi.org/10.3390/electronics10131522>

Academic Editors: Igor Filanovsky and Paul Leroux

Received: 30 April 2021

Accepted: 19 June 2021

Published: 23 June 2021

Publisher's Note: MDPI stays neutral with regard to jurisdictional claims in published maps and institutional affiliations.



Copyright: © 2021 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (<https://creativecommons.org/licenses/by/4.0/>).

Keywords: noise efficiency; NEF; lateral BJT; chopper stabilized; OTA; inverter based; current reuse; folded-cascode; multistage; low noise; low power; CMOS

1. Introduction

Wearable and implantable devices for the recording of neural signals receive increasing interest in medicine and behavioral research. Applications range from recording action potentials from individual nerves with an implant to measuring the projection of compound signals on the tissue surface using wearable setups. All systems have in common that they are size and, consequentially, power limited. Thus, they require a high-quality amplifier input stage, which works within the tight power budget. Often, multiple channels are recorded in parallel. This limits the amount of power available for the individual amplifier even further. Examples for surface recorded biopotentials include the electromyogram (EMG) acquired with electrodes on the skin above muscles and the electrocardiogram (ECG) for heart activity monitoring. A system for a highly miniaturized wireless multichannel EMG of a flying dragonfly was presented in [1]. To enable more selective recording, tissue penetrating electrodes and associated interface electronics have been devised. In 1969, Wise et al. presented a microelectrode for extracellular recording with a minimum tip diameter of 2 μm and an integrated buffer amplifier for at least four channels [2]. Hoogerwerf and Wise then demonstrated a 3-dimensional 4×4 microelectrode array recording probe in 1994 based on a silicon platform [3].

Local field potentials (LFP) measured from the brain have been demonstrated to enable motion prediction [4]. In 2007, an integrated neural recording system with a microelectrode array suitable for recording action potentials (AP) from at least 100 probes was reported [5]. More recently, in 2016, the Neuropixel platform offers over 966 parallel recording channels [6]. Furthermore, integrated amplifiers allow the use of intracortical implanted systems, including brain-computer interfaces. Brain-computer interfaces are

used for the control of an exoskeleton [7], real-time brain-to-text translation of handwritten messages [8], or wireless on-screen selection tasks [9]. Acquiring the electroencephalogram (EEG) from the brain enables automatic drug deposition in closed-loop anesthesia. Novel closed-loop approaches target the treatment of epileptic seizures [10,11]. Algorithms for the interpretation of the EEG [12,13] and the combination with implantable drug-releasing units lead to novel therapeutic strategies for patients [14]. Brain activity mapping of mice with microprobes containing more than a thousand electrodes [15] is now a frequently used method in animal research [15–17]. Recently an even smaller system for mice in the first postnatal weeks was presented [18].

The acquired signals are typically in the range of a few tens of microvolts [19]. Although the required amplifier bandwidth varies for different biomedical applications, low-frequency operation not exceeding a few tens of kilohertz is a typical specification [20–22]. Generally, the preamplifier determines the signal-to-noise-ratio (SNR) of the signal processing chain [23]. Noise entering after the initial signal amplification becomes less detrimental. Consequently, the pre-amplifier has to be designed very carefully to yield low input-referred noise (IRN), and its voltage gain is high. The gain requirement results from the signal amplitude in the micro- to millivolt range that is amplified to the typical voltage range of integrated analog electronic circuits of about 1 V to 5 V, depending on technology. Thus, factors of 60 dB or more are common, and an IRN of less than 10 μ V ensures that the signal may be well discriminated from the noise with an SNR much larger than 10 dB [24]. Reliable suppression of electrode offset voltages before amplification becomes essential to maintain appropriate dynamic range, and it presents a major design challenge. The review presented in [23] indicates that it is not uncommon to spend over 30% of the total power budget on pre-amplification to meet the tight noise requirements. The power budget is ultimately limited by the resulting heat generation, which must not cause any tissue damage. A safe power level of about 10 mW is suggested in [5] (equivalent to 100 μ W per channel for the reported 100-channel system). It agrees well with the power available via wireless transfer [12]. Moreover, size is of concern, especially in the case of amplifier arrays. Considering a typical chip area of 1.5 mm \times 1.5 mm, a 10-channel design must occupy below 0.23 mm² active area per channel (less if the area for pads and auxiliary circuits is factored in). Therefore, integrated circuit technology (mostly mature CMOS) is employed for highly miniaturized systems. Table 1 summarizes essential design parameters. The values are further supported by data from an extensive review of publications presented in Section 3.

Table 1. Typical parameters for biomedical amplifiers on a per-channel basis in systems with a large number of parallel channels.

Parameter	Value
Power	<100 μ W
Gain	>60 dB
Bandwidth for	
• ECG	100 Hz
• Local Field Potentials (LFP)	500 Hz
• Single-fiber Action Potentials (AP)	10 kHz
Integrated IRN	<10 μ V
Size	<0.23 mm ²
CMOS technology node	<0.5 μ m

A CMOS input stage provides a good trade-off between high input impedance, high gain, low power consumption, and reasonable manufacturing costs [23]. However, the noise of a MOS field-effect transistor is dominated at low frequencies by its high intrinsic flicker noise. Vertical bipolar junction transistors (BJT) tend to yield lower input-referred flicker noise but have a lower input impedance and are expensive when additional process-

ing steps are required for production. Lateral BJT is sometimes employed as an alternative, as they are compatible with standard CMOS fabrication. However, lacking optimized material properties, these devices are less efficient and require higher bias current to yield comparable gain and noise as their optimized vertical equivalents. In addition to the technological properties of the input devices, the circuit topology of the preamplifier plays a major role in finding a sweet spot for the combination of parameters of Table 1.

In the past, a considerable number of pre-amplifiers have been reported with a variety of parameters and design approaches. A review and analysis of these circuits are provided in this paper, and it is structured as follows. In Section 2 we categorize the different amplifier topologies and analyze their suitability for low-noise amplification. Practical examples are then compared in Section 3 in terms of their measured noise/power and area trade-off. Special attention is given to the current-reuse topology as a dedicated structure for multiple channels. In Section 4, the performance of lateral BJT as an input transistor is investigated based on measured results from test structures fabricated in 180 nm and 350 nm CMOS technology. It is followed by a discussion in Section 5 and conclusions in Section 6.

2. Amplifier Topologies

There are conceptually different approaches to implement low-power and low-noise amplifiers for biomedical applications. Here, we sort them into seven major categories depending on their characteristic employment of either chopper techniques, current-reuse strategy, inverter configuration of the input stage, folded-cascode design, the use of multiple gain stages, conventional long-tail pair operational transconductance amplifier (OTA) configuration, or the use of BJT input devices. Simplified schematic diagrams of each of the approaches are shown in Figure 1a–f and are briefly described as follows.




Figure 1. Exemplary configuration of the conceptually different approaches of low-power and low-noise amplification for biomedical applications: (a) conventional OTA with a differential input pair, a current mirror as load, and a bias current source I_{bias} . (b) Chopper-stabilized amplifier with the chopping frequency f_{ch} . (c) Folded-cascode amplifier with a differential input pair in parallel to the cascoded current mirror, operating as high impedance load. (d) Inverter-based amplifier with complementary transistors on the left and right side, respectively, each pair forming an inverter. (e) Simple schematic of a multistage amplifier. (f) Current-reuse amplifier with an input pair for each channel (marked as Diff.-pair), a current mirror stage, and a recombination stage, which forms the output signal channels.

A. Conventional OTA

This category comprises circuits with a conventional differential pair input-stage followed by an impedance load. The load may be stacked with the input pair or placed in parallel after the input stage current was mirrored to the output stage [25].

B. Chopper input

The chopper amplifier modulates the input signal before amplification with a high-frequency carrier. The up-modulated signal is amplified and later mixed back to the base frequency and filtered. The amplification thus takes place at a higher intermediate frequency whereby low-frequency amplifier noise, especially flicker noise, is avoided. For example, in [26], a chopper-stabilized amplifier for EEG recording is demonstrated.

C. Folded-cascode

The use of folded-cascode amplifiers is a standard technique in CMOS amplifier design, as high linear range, wide common-mode range, and high bandwidth can be achieved with only a few transistors. The differential-pair transconductance input stage of a folded-cascode is operated in parallel with the actual gain stage (which presents the gain-generating high impedance load) [27].

D. Inverter-based input

The inverter-based amplifier is a less common technique. Due to its pseudo-differential input, the common-mode rejection is inherently low compared to a differential input [28]. Furthermore, the inverter-based amplifier is sensitive to process, voltage, and temperature variation [29]. Essentially, a structure resembling the conventional digital CMOS inverter operates around the inverter trigger point where the gain of the circuit is high. Built from few transistors and accordingly low parasitic capacitance, the inverter can achieve wide operating bandwidth with a small supply current. This makes the inverter-based amplifier efficient, and at the same time, the IRN tends to be high (this will become evident from a comparison in the following Sections with Figures 2 and 3). Generally, the noise can be reduced by allowing higher current consumption. In Figure 1d a pair of inverters yields a pseudo-differential configuration, and the use of current sources ensures an improvement of common-mode rejection. An example of a system employing low-power inverter-based amplifiers is given in [29].

E. Multistage amplifier

The multistage approach describes a cascade of gain stages where each stage may have a different topology. The first stage dominates the noise performance and, therefore, consumes most of the power. For example, a two-stage amplifier with a source follower as the second stage is presented in [30].

F. Current reuse

A more recent approach is the vertical stacking of gain elements, which allows to bias all of them with the same bias current. In doing so, channels need staggered common-mode bias voltages to ensure the input transistors are in saturation and to prevent the bias current source from being cut off. This presents a design overhead, which can be considered a major drawback of this approach.

Notably, there are two conceptually different methods of current reuse found in publications. A three-channel differential orthogonal current-reuse amplifier presented in [31] may serve as an example for the first method: In this design, all stacked units are treated as individual amplifiers, thus that the number of channels is increased without requiring additional current consumption in the input stage. Conversely, in the second method, stacked input pairs are used additively to boost the transconductance obtained for a single amplifier, allowing the bias current for each amplifier to be lowered. The latter approach is shown exemplarily in [28], where three stacked inverters generate a sixfold increase in transconductance for a single channel.

3. Noise vs. Power Trade-Off

To enable quantification and comparison of the trade-off between power consumption and noise of an amplifier, the noise efficiency factor (NEF) introduced in [32] has been widely employed as a figure-of-merit. The NEF compares the generated noise to the current

consumed by an amplifier, which is proportional to its power consumption under the assumption of a constant supply voltage. The NEF is especially significant for multichannel applications. Modifications of the NEF exist in the literature, which includes the supply voltage level as an additional factor (termed power-efficiency factor, PEF). However, the supply voltage is frequently set by the voltage requirements of other system components and is often ultimately determined by the battery voltage. Lowering the voltage with linear converters does not improve the power consumption of the system whilst the overhead of active converters in terms of size, design effort, and efficiency is often prohibitive. Therefore, we continue to use the NEF here in its original and most common form:

$$NEF = V_{rms,in} \sqrt{\frac{2 \cdot I_{tot}}{\pi \cdot U_{TH} \cdot 4kT \cdot f_c}} \quad (1)$$

where I_{tot} is the current used per amplifier channel, U_{TH} the thermal voltage (around 26 mV at room temperature), k the Boltzmann constant, T the temperature in Kelvin, f_c the 3-dB cut-off frequency and $V_{rms,in}$ is the IRN integrated over the entire frequency spectrum. The amplifier noise is put into relation with the shot noise generated by an ideal BJT biased with the same total current as the amplifier. Then, the factor $\sqrt{2/(\pi \cdot f_c)}$ results from the assumption of a first-order low-pass characteristic of the amplifier with the 3-dB cut-off frequency f_c . A lower NEF refers to better noise efficiency. Often, a loosely calculated NEF is presented. Either spot noise measurements are employed, or noise integration is not carried out to the cut-off frequency and thus excludes the roll-off tail from consideration. Consequently, a certain amount of variation can be expected from NEF reported in the publications, specific values, which are up to about 20% lower than expected from a rigorous application of Equation (1). For a single transistor design, the lowest possible NEF of unity is achieved by the theoretical ideal BJT. For the targeted biomedical applications, a differential input pair is typically used as it yields higher common-mode rejection. The theoretical NEF limit for a BJT differential input pair is 2 [23]. Only recently, these theoretical limits have been reached and surpassed in practical designs by the use of current-reuse strategies where current I_{tot} is routed to energize multiple stacked amplifiers.

Figure 2 shows measured NEF data reported for amplifier implementations in CMOS technology over the past 35 years. Naturally, the collection of data points is not comprehensive, but it is useful for observing several trends as outlined here. In the case of multichannel designs, the calculation is performed on a per-channel basis thus that any power consumption overhead is shared between channels.

Figure 2 shows the overall steadily improving NEF as indicated by the dashed blue line. The blue dashed line is a linear fit through all data points. Therefore, the linear fit distinguishes the better performing designs in terms of NEF located below the line from the other ones above. It should be pointed out that a higher NEF alone does not indicate a poor design. Often, other system parameters are of higher importance or absolute noise performance is paramount to the relative trade-off indicated by NEF.

Groups of data points can be formed as indicated by the circles. It is observed that the chopper-stabilized amplifiers exhibit a NEF between 2 and 15 with most designs residing in the upper half of the graph. Thus, applying the chopper technique does not seem to lead to improved noise efficiency. The groups of current-reuse, inverter-based, and folded-cascode designs appear in the lower half of the graph. The group of OTA designs spreads over a wide area above and below the line, suggesting that this design approach is suitable for efficient low-noise implementation, but it requires a careful trade-off of the different design specifications to achieve it. There are, for example, direct trade-offs with the device sizes and the input range. The current-reuse topologies are at the leading edge of efficiency.




Figure 2. Noise efficiency of different CMOS-based amplifiers for biomedical applications, divided into seven categories. Each marker represents the calculated NEF of the noted reference [32–82] based on measured data ([17,77] are simulated noise data). Groups of data points of the same category are indicated by circles. The dashed line shows the best linear fit through all data points on the logarithmic scale. Designs marked as BJT input are realized with lateral BJT in CMOS technology.

Where there is a trend towards achieving lower NEF in recent years, no such development is seen in terms of absolute IRN. Figure 3 shows a plot of the noise level for the same designs as in Figure 2. As a basis for comparison, the mean spot noise voltage is calculated by integrating the squared noise voltage over the recording bandwidth and then dividing by this bandwidth. The absence of improvement in absolute noise may be explained by the noise target specification for an application in biomedical recording, where a minimum SNR is set for the expected signal amplitude in the microvolt- to millivolt range, as shown in Table 1. However, technological constraints also suggest a minimum noise level using standard dimensions for transistor sizes and currents. Example designs with lower noise are reported for other application areas [83,84] at the cost of additional technological effort, e.g., device cooling. There are only a few designs reported with BJT input transistors, but those that are yield highly competitive IRN. Notably, the chopped amplifiers yield high IRN and a relatively poor NEF. They can be beneficial in avoiding low-frequency noise in critical applications, e.g., the recording of LFP [45]. The inverter-based amplifiers tend to be noisy, which may be explained by the low bias currents in their input devices. Thus, they consume little power and are noise efficient, as seen in Figure 2.

The amplifiers compared here are mostly dedicated research prototypes for which less stringent requirements in terms of reliability, cost and usability apply compared to commercial production-line chips. To see if the option of individual chip tuning and optimization is reflected in the resulting noise performance, a comparison with published commercial devices is on order: Intan Technologies published an input-referred noise of 0.288 fV/Hz in the AP bandwidth for their RHD2216 interface chip [85]. Neuralink presented a chip with an input-referred noise of 3.48 fV/Hz [86]. The neuropixel platform by IMEC yields 2.5 fV/Hz in the AP bandwidth [15], including the noise generated by the electrode probe. These three examples confirm the overall picture drawn for the research devices of Figure 3, with an IRN located in the lower half of the chart and well within the cloud of research-grade designs.




Figure 3. Average squared and integrated IRN of the amplifier topologies divided by their bandwidth. The dashed line is the best linear fit through all data points on the logarithmic scale.

For each of the seven topologies shown in Figure 2, major noise contributors can be identified. The input stage clearly dominates the noise in the OTA or inverter-based topology. In the chopper-stabilized amplifier, the switches of the input chopper induce charge injection, which leads to parasitic current flow in the input leads and generates additional current noise [87]. It is dependent on the chopping frequency and the amplitude of the chopper clock [87] and may be detrimental for high-impedance loads. For the folded-cascode topology the main noise contributors besides the input stage are the folding current mirrors and the (cascaded) output current mirrors [88]. In the current-reuse topology, the output recombination stage is a key factor. For a three-channel current reuse topology, eight current branches from the input stage are mirrored to the output stage. The multitude of mirrors requires careful design and takes a significant share of the overall current consumption as IRN of the mirrors must be reduced by a high transconductance [89].

A comparison of the mean current consumption for the different classes of design as well as the minimum and maximum total current values presented in Figure 4 completes the noise efficiency comparison. It is observed that the inverter-based technique uses the least current followed by the current-reuse technique. The current consumption of the chopper amplifiers is in the average region, exhibiting a considerable spread. Markedly, many publications remain vague about whether the power consumed for the generation of the chopper clock signals is included in their reported figures. Overall, a current consumption on the order of 1 μA per channel is seen to be a typical value, although with a widespread over more than one order of magnitude. For the commercial neuropixel a current consumption of 27.2 μA per channel (considering the power for the whole system) is reported [6].

The density of recording channels is affected by choice of implementation technology, and it may limit the maximum number of channels that can be implemented. Figure 5 shows the technologies employed for the designs of Figure 2 and their proportion of use. Overall, 70 percent of the technology nodes for biomedical applications are smaller than 500 nanometers. Nearly half of all circuits were designed in a 180 nanometer or smaller technology. With a share of 32 percent, the 180 nanometer technology is the most commonly used technology. Although the area per channel is only specified in few publications, 75 percent of these circuits are smaller than 0.23 mm^2 per channel. These empirical data support the values given in Table 1.




Figure 4. Average total current of the different amplifier categories and the published maximum and minimum values.




Figure 5. Break-down of CMOS Technology nodes used in the publications of Figure 2.

When MOS transistors are used as input devices, their size significantly affects the noise performance since the transconductance of the input stage scales with transistor width, and the gate area determines the flicker noise [90]. Although it is not the input stage alone that determines the overall system area and less than half of all publications shown in Figure 2 specify the area used per channel, it is informative to observe the noise performance in comparison to the circuit area. Figure 6 shows the NEF versus the area that

is used per channel. The area was normalized to account for the different technologies by dividing through the smallest producible area in the technology (i.e., the technology node size squared). For the larger designs, no direct correlation between the normalized area and the NEF can be observed. There is, however, a currently unpopulated area shaded in gray in Figure 6, which indicates a limit for the current size/noise trade-off. Moving towards smaller designs that would allow even higher channel density while maintaining a NEF well below 10 remains a current challenge.




Figure 6. Comparison of the NEF and the normalized area per channel. The gray marked area shows a potential for improvement in biomedical amplifier design.

4. Lateral Bipolar Input Devices

Since biomedical applications often require amplification of very low-frequency signals, flicker noise power may become a dominant factor, as it is inversely proportional to frequency. Increasing the area of MOS devices can help reduce the input-referred flicker noise but may trade-off with limited amplifier bandwidth or stability due to higher parasitic capacitive load. The chopper technique can avoid the flicker noise bandwidth but comes with the aforementioned limitations in terms of current noise, power, and design overhead. By-and-large, the low-frequency noise is determined by technology constraints and offers limited optimization possibilities for the circuit designer. Accordingly, the noise corner-frequency has not seen any notable improvement over the years. For the designs investigated in Section 3, a minimum corner frequency of 0.5 Hz and a maximum corner frequency of 10 kHz is observed. Therefore, bipolar devices, which operate by bulk conduction and avoid the noise generating surface defect region, may exhibit lower flicker noise and are used as alternative input devices in selected applications.

The observation that only a few designs report the use of BJT can be partially attributed to the lower input impedance of the BJT compared to MOS transistors, making them less suitable for high-impedance electrode interfaces. The input resistance is somewhat technology-dependent, but commonly not exceeding the 100-kilo Ohm range [24]. Certain interface electrodes, including poly(3,4-ethylene-dioxythiophene) (PEDOT) or PEDOT-carbon-nanotube (CNT) coated microelectrode arrays as well as multi-electrode nerve cuffs for peripheral nerve recording, yield a low contact impedance of only a few kilo Ohms [50,91]. In these cases, the input impedance of a BJT input stage is higher than the electrode impedance, and shunt effects are negligible. A design challenge remains the compensation of residual input base currents, which can be addressed using compensating current sources at the base inputs [90].

The higher manufacturing cost and lower availability of dedicated BiCMOS manufacturing options make it necessary to implement BJT in standard CMOS technology as lateral devices. These, however, are not generally provided as standard device cells in all CMOS design kits and often remain poorly characterized. In the following, we examine different lateral BJT implementations for their key performance parameters based on measured prototype devices manufactured in 350 nm and 180 nm CMOS technologies. Figure 7a shows the cross-sectional structure of a typical lateral BJT where either a polysilicon layer or a metal layer above the base region serves to repel charge carriers away from the surface region deeper into the conducting bulk material.




Figure 7. (a) Cross-section of a lateral BJT with a poly or a metal layer covering the BJT above the base region. (b) Layout of four prototype designs: BJT #1 is of circular shape with a poly layer above the base region. BJT #2 is a circular shape, but instead, metal covers the base region. BJT #3 is a Darlington pair transistor based on BJT #1. The BJT #4 has a poly-covered square shape. The BJT #4 design was also fabricated in 180 nm technology as BJT #5. (c) Microphotograph of the fabricated designs corresponding to the layout in (b).

Figure 7b shows the layout of four prototype designs, labeled BJT #1–#4. Each of the first three designs consists of four identical lateral BJT connected in parallel. The fourth design is a pair of parallel BJT connected in a Darlington configuration, which yields a higher forward current gain β . Firstly, all four designs are fabricated in 350 nm CMOS technology (photo of the active area shown in Figure 7c) and characterized. Secondly, the square transistor layout BJT #1 is also fabricated in 180 nm technology, here referred to as BJT #5.

It is known that β decreases with increasing emitter current bias [92]. This is especially expected for these devices realized without layers optimized for BJT operation, thus exhibiting pronounced high injection effects. The measured low-current β -factors of the lateral BJT prototypes from Figure 7b are shown in Table 2 together with other measured key parameters when the transistors are biased with moderate emitter current. The lateral BJT possesses a parasitic vertical transistor [93], causing part of the bias current to leak into

the substrate. This leads to a reduced measured current efficiency of 0.7 and less. Layout BJT #2, which uses a less effective metal layer instead of polysilicon to bias the active region, is found to be the least optimal design in terms of current gain, current efficiency, and input resistance. Designs #1 and #4 demonstrate the best performance. However, since not all design kits allow round shapes in the design rules, the square layout of BJT #4 is generally preferred. Moving this layout to 180 nm technology shows a decrease in the input resistance, current efficiency, and transconductance but an increase in current gain and Early voltage. To examine the noise performance, pairs of devices are connected in the differential setup shown in Figure 8. The bias tail current I_{bias} was chosen as 20 μ A, and the load resistors were 100 k Ω .

Table 2. Measured results of the lateral BJT Prototypes shown in Figure 7b with 10 μ A emitter bias current ($I_{bias} = 20 \mu$ A).

	BJT #1	BJT #2	BJT #3 (Darlington Pair)	BJT #4	BJT #5
Current gain β	50	29	188	77	45
Current efficiency α	0.7	0.4	0.7	0.8	0.4
Early voltage	14 V	6 V	12 V	6 V	33 V
Input resistance r_{π}	199 k Ω	153 k Ω	1543 k Ω	272 k Ω	202 k Ω
Transconductance g_m	256 μ A/V	190 μ A/V	122 μ A/V	285 μ A/V	224 μ A/V
IRN [nV/ $\sqrt{\text{Hz}}$]	9.96	11.9	29	10.8	9.91
NEF	1.21	1.45	3.5	1.3	1.20




Figure 8. Symmetrical noise measurement setup with two lateral BJT (from two chips with designs as in Figure 5) with resistive loads of 100 k Ω and a bias current I_{bias} of 20 μ A.

Assuming ideal BJT transistors yields for the input-referred spot noise density of each input transistor

$$V_{n_in} = \sqrt{\frac{4q \cdot U_{TH}^2}{I_{bias}/2}} \quad (2)$$

where q is the electron charge and all other parameters as defined before. For the chosen bias tail current of 20 μ A a V_{n_in} of 6.6 nV/ $\sqrt{\text{Hz}}$ was calculated. The measured voltage noise referred to a single transistor is presented in Table 2 for each design. It agrees well with the analytical expectation (with the exception of the Darlington pair not represented by Equation (2)). BJT #3 yields the highest noise. This is well explained by its low transconductance. The circular design #1 yields the best results. However, square design #4 is not far off and shows even lower noise in 180 nm technology (BJT #5). The flicker noise corner-frequency was measured for all devices below 100 Hz. The NEF is calculated between 1.2

and 3.5 for all presented prototypes and approaches the theoretical ideal BJT with an NEF of unity. The Darlington pair BJT #3 has the highest NEF due to its high IRN.

As an exemplary comparison between an amplifier using MOS input transistors compared to lateral BJT, we have simulated a pair of folded-cascode amplifiers in a standard 180 nm CMOS technology using Cadence design tools. In the first design, using lateral BJT, the differential-pair input stage is biased with a tail current of 10 μ A, which is close to the mean value in Figure 4 for a folded-cascode amplifier. This results in a gain-bandwidth-product of 80 MHz and an IRN floor of 11 nV/ $\sqrt{\text{Hz}}$. The comparable MOS-input amplifier is biased with the same tail current. The simulated input-referred noise floor is determined as 16 nV/ $\sqrt{\text{Hz}}$, i.e., significantly higher with the same power consumption. As the theoretical input-referred shot noise of a MOS transistor is calculated by a factor of $2/3 g_m$ versus $1/2 g_m$ for a BJT transistor [23], the measurement is in good agreement with theoretical expectation. Integrating the IRN of the MOS folded-cascode between 50 Hz and 10 kHz, leads to 7.5 μV_{rms} . Hereby, a NEF of 9.1 is reached. Looking back at Figure 2, a NEF of 12.9 is significantly above the linear fit. For the folded-cascode with lateral BJT input stage, an integrated noise of 1.3 μV_{rms} is calculated, leading to a NEF of 2.2. Compared to Figure 2, the lateral BJT folded-cascode is right on the fitted line. The simulated input-referred noise is plotted in Figure 9, including the low-frequency flicker noise contribution. It is also put into comparison with the measured noise floor of the individual BJT designs. They are in good agreement with the results simulated for the complete amplifiers, as is expected for a design in which the input device dominates the overall IRN.




Figure 9. IRN comparison of simulated folded-cascode amplifiers with CMOS and BJT input devices. The total bias current is 20 μ A. As a reference the measured noise floor of the lateral BJTs from Table 2 are marked as dashed lines.

5. Discussion

The current-reuse topology has been shown as achieving the overall best noise/efficiency trade-off with an NEF of 1.07. To reach this good result, the recombination stage also needs to be designed for low noise. In addition, the different common-mode bias voltages that are needed to bias each input transistor pair (the stacked stages labeled as differential pair in Figure 1f) at its intended operating point need to be realized. This is often achieved by capacitive AC-coupling of the input signal, thus precluding recording at very low frequencies [31]. The inverter-based amplifiers excel in terms of low current consumption. As a result, the IRN is higher than average. Therefore, it is especially interesting for applications uncritical to absolute noise but with high demands on power efficiency. The chopper-stabilized amplifiers are well suited for very low-frequency applications, but they suffer from current noise induced by charge injection and design overhead. Additionally, the good noise and power performance of folded-cascode amplifiers have been shown in Figures 3 and 4. The multistage amplifier

and the OTA are common amplifier designs for a wide range of uses. They are relatively uncomplicated to design and still yield good noise efficiency.

Concerning the choice of input transistors, the (lateral) BJT demonstrates the best absolute noise performance (5 nV/ $\sqrt{\text{Hz}}$ was achieved for a complete amplifier). Highly optimized vertical devices in a dedicated manufacturing technology yield very high transconductance and subsequently low wideband noise for a given bias current when compared to CMOS counterparts [90]. Lateral devices manufactured cost-efficiently in standard CMOS technology are less efficient in this respect. Still, lateral BJT tends to generate less Flicker noise and, therefore, often presents an optimum choice for applications in the different biomedical bandwidths presented in Table 1. Clearly, their relatively low input impedance renders them less suitable for high impedance electrodes. But in combination with, for example, neural interfaces, including PEDOT coated electrodes and nerve cuff electrodes, they have the potential to perform well. To evaluate the effect of layout choices on the BJT performance in direct comparison, we have designed and measured four lateral BJT prototypes. Proper biasing of the base region is crucial for current efficiency, current gain, and input resistance, which leads to a preference of adding a polysilicon layer above the base region rather than using a less effective metal interconnect layer for this purpose. The best performance is obtained with a circular layout. However, not all design rules allow circular-shaped designs. The square layout with similarly good performance has been established as a practical compromise. Transferring and scaling the same square transistor layout to a smaller technology node shows further improved noise performance. The NEF obtained with all evaluated lateral devices (excluding the Darlington Pair) comes close to the ideal target of unity. A pair of folded-cascode amplifiers in 180 nm CMOS technology with MOS and with lateral BJT input transistors has been simulated as a practical example. The IRN is dominated by the input stage in these designs. A NEF of 2.2 has been reached for the folded-cascode amplifier with lateral BJT and a NEF of 12.9 for the MOS input stage, both with identical current consumption and gain-bandwidth-product.

6. Conclusions

Future applications require further miniaturized and parallelized amplifiers for the detection of biopotentials, including LFP, AP, and EEG. An improving trend in noise efficiency has been observed. The effects of design choices on noise and related trade-offs have been discussed by sorting the designs into seven topologies. A lower limit of the absolute IRN of published amplifiers for biomedical applications has been noticed. The need for steadily improving current consumption per channel has been observed from the historical data and explained by the continuing need for ever higher channel count and density in biomedical applications, especially neural interfaces. The current-reuse topology has been shown as offering the best noise/efficiency trade-off in this respect.

Although the lateral BJT input stages yield the best absolute noise performance and low flicker noise, it is noticed that only a few lateral BJT input stages are used. A total of five different lateral BJT prototypes were fabricated and presented here, all exhibiting competitive NEF. The lateral BJT amplifier is confirmed by simulation as a suitable design for highly efficient and low noise applications, although limited to low resistance electrode loads.

It is expected that the combination of noise-optimized input devices together with a current-reuse strategy employed in high-channel-count systems (in which also biasing overheads are effectively shared between channels) will be able to reduce the NEF on a per-channel basis well below unity in the near future while maintaining an absolute IRN in the order of 10 nV/ $\sqrt{\text{Hz}}$. Achieving a NEF below 10 with a normalized area of less than 20,000 squares remains an open challenge.

Author Contributions: Conceptualization, R.R. and A.B.; methodology, S.S., R.R., and A.B.; formal analysis, S.S.; investigation, S.S.; resources, R.R.; data curation, S.S., R.R., and A.B.; writing—original draft preparation, S.S.; writing—review and editing, R.R. and A.B.; visualization, S.S., R.R., and A.B.;

supervision, R.R. and A.B.; project administration, R.R.; funding acquisition, R.R. All authors have read and agreed to the published version of the manuscript.

Funding: This work was funded by the German Research Foundation (Deutsche Forschungsgemeinschaft, DFG) through the collaborative Research Centre CRC 1261 “Magnetoelectric Sensors: From Composite Materials to Biomagnetic Diagnostics” via the project A4.

Conflicts of Interest: The authors declare no conflict of interest.

References

1. Thomas, S.J.; Harrison, R.R.; Leonardo, A.; Reynolds, M.S. A battery-free multichannel digital neural/EMG telemetry system for flying insects. *IEEE Trans. Biomed. Circuits Syst.* **2012**, *6*, 424–436. [\[CrossRef\]](#) [\[PubMed\]](#)
2. Wise, K.D.; Angell, J.B.; Starr, A. An Integrated-Circuit Approach to Extracellular Microelectrodes. *IEEE Trans. Biomed. Eng.* **1970**, *17*, 238–247. [\[CrossRef\]](#) [\[PubMed\]](#)
3. Hoogerwerf, A.; Wise, K. A three-dimensional microelectrode array for chronic neural recording. *IEEE Trans. Biomed. Eng.* **1994**, *41*, 1136–1146. [\[CrossRef\]](#) [\[PubMed\]](#)
4. Scherberger, H.; Jarvis, M.R.; Andersen, R.A. Cortical Local Field Potential Encodes Movement Intentions in the Posterior Parietal Cortex. *Neuron* **2005**, *46*, 347–354. [\[CrossRef\]](#)
5. Harrison, R.R.; Watkins, P.T.; Kier, R.J.; Lovejoy, R.O.; Black, D.J.; Greger, B.; Solzbacher, F. A low-power integrated circuit for a wireless 100-electrode neural recording system. *IEEE J. Solid-State Circuits* **2007**, *42*, 123–133. [\[CrossRef\]](#)
6. Lopez, C.M.; Mitra, S.; Putzeys, J.; Raducanu, B.; Ballini, M.; Andrei, A.; Severi, S.; Welkenhuysen, M.; Van Hoof, C.; Musa, S.; et al. 22.7 A 966-electrode neural probe with 384 configurable channels in 0.13 μm SOI CMOS. In Proceedings of the 2016 IEEE International Solid-State Circuits Conference (ISSCC), San Francisco, CA, USA, 31 January–4 February 2016; pp. 392–393.
7. Benabid, A.L.; Costecalde, T.; Eliseyev, A.; Charvet, G.; Verney, A.; Karakas, S.; Foerster, M.; Lambert, A.; Morinière, B.; Abroug, N.; et al. An exoskeleton controlled by an epidural wireless brain-machine interface in a tetraplegic patient: A proof-of-concept demonstration. *Lancet Neurol.* **2019**, *18*, 1112–1122. [\[CrossRef\]](#)
8. Willett, F.R.; Avansino, D.T.; Hochberg, L.R.; Henderson, J.M.; Shenoy, K.V. High-performance brain-to-text communication via handwriting. *Nat. Cell Biol.* **2021**, *593*, 249–254. [\[CrossRef\]](#)
9. Simeral, J.D.; Hosman, T.; Saab, J.; Flesher, S.N.; Vilela, M.; Franco, B.; Kelemen, J.N.; Brandman, D.M.; Ciancibello, J.G.; Rezaii, P.G.; et al. Home Use of a Percutaneous Wireless Intracortical Brain-Computer Interface by Individuals with Tetraplegia. *IEEE Trans. Biomed. Eng.* **2021**, *68*, 2313–2325. [\[CrossRef\]](#)
10. Hugle, M.; Heller, S.; Watter, M.; Blum, M.; Manzouri, F.; Dumpelmann, M.; Schulze-Bonhage, A.; Woias, P.; Boedecker, J. Early Seizure Detection with an Energy-Efficient Convolutional Neural Network on an Implantable Microcontroller. In Proceedings of the 2018 International Joint Conference on Neural Networks (IJCNN), Rio de Janeiro, Brazil, 8–13 July 2018; pp. 1–7. [\[CrossRef\]](#)
11. Manzouri, F.; Khurana, L.; Kravalis, K.; Stieglitz, T.; Schulze-Bonhage, A.; Dumpelmann, M. An Optimized EEG-Based Seizure Detection Algorithm for Implantable Devices. In Proceedings of the 2021 10th International IEEE/EMBS Conference on Neural Engineering (NER), Virtual, 4–6 May 2021; pp. 995–998.
12. Bailey, J.; Haddad, W. Drug dosing control in clinical pharmacology. *IEEE Control. Syst.* **2005**, *25*, 35–51. [\[CrossRef\]](#)
13. Hosseinzadeh, M.; Van Heusden, K.; Dumont, G.A.; Garone, E. An Explicit Reference Governor Scheme for Closed-Loop Anesthesia. In Proceedings of the 2019 18th European Control Conference (ECC), Naples, Italy, 25–28 June 2019; pp. 1294–1299. [\[CrossRef\]](#)
14. Gernert, M.; Feja, M. Bypassing the Blood–Brain Barrier: Direct Intracranial Drug Delivery in Epilepsies. *Pharmaceutics* **2020**, *12*, 1134. [\[CrossRef\]](#)
15. Jun, J.J.; Steinmetz, N.A.; Siegle, J.H.; Denman, D.J.; Bauza, M.; Barbarits, B.; Lee, A.K.; Anastassiou, C.A.; Andrei, A.; Aydin, C.; et al. Fully integrated silicon probes for high-density recording of neural activity. *Nat. Cell Biol.* **2017**, *551*, 232–236. [\[CrossRef\]](#)
16. Shobe, J.L.; Claar, L.D.; Parhami, S.; Bakhurin, K.I.; Masmanidis, S.C. Brain activity mapping at multiple scales with silicon microprobes containing 1024 electrodes. *J. Neurophysiol.* **2015**, *114*, 2043–2052. [\[CrossRef\]](#)
17. Bahr, A. *Aufnahme von Hirnsignalen Mit Extrem Miniaturisierten Elektronischen Systemen zur Untersuchung von Lokalen Neuronalen Vernetzungen*; Logos Verlag: Berlin, Germany, 2017.
18. Marguet, S.L.; Le-Schulte, V.T.Q.; Merseburg, A.; Neu, A.; Eichler, R.; Jakovcevski, I.; Ivanov, A.; Hanganu-Opatz, I.L.; Bernard, C.; Morellini, F.; et al. Treatment during a vulnerable developmental period rescues a genetic epilepsy. *Nat. Med.* **2015**, *21*, 1436–1444. [\[CrossRef\]](#) [\[PubMed\]](#)
19. Bear, M.F.; Connors, B.W.; Paradiso, M.A. *Neuroscience: Exploring the Brain*, 4th ed.; Wolters Kluwer: Philadelphia, PA, USA, 2016.
20. Harrison, R.R. A Versatile Integrated Circuit for the Acquisition of Biopotentials. In Proceedings of the 2007 IEEE Custom Integrated Circuits Conference, San Jose, CA, USA, 16–19 September 2007. [\[CrossRef\]](#)
21. Ng, K.A.; Greenwald, E.; Xu, Y.P.; Thakor, N.V. Implantable neurotechnologies: A review of integrated circuit neural amplifiers. *Med. Biol. Eng. Comput.* **2016**, *54*, 45–62. [\[CrossRef\]](#) [\[PubMed\]](#)
22. Webster, J.G. *Medical Instrumentation: Application and Design*; Wiley: New York, NY, USA, 1998.

23. Rieger, R.; Taylor, J.T. Design strategies for multi-channel low-noise recording systems. *Analog. Integr. Circuits Signal Process.* **2009**, *58*, 123–133. [\[CrossRef\]](#)
24. Teng, S.-L.; Rieger, R.; Lin, Y.-B. Programmable ExG Biopotential Front-End IC for Wearable Applications. *IEEE Trans. Biomed. Circuits Syst.* **2013**, *8*, 543–551. [\[CrossRef\]](#)
25. Lim, E.C.M.; Zou, X.; Zheng, Y.; Tan, J. Design of Low-Power Low-Voltage Biomedical Amplifier for Electrocardiogram Signal Recording. In Proceedings of the 2007 IEEE Biomedical Circuits and Systems Conference, Montreal, QC, Canada, 27–30 November 2007; pp. 191–194.
26. Lee, C.-J.; Song, J.-I. A Chopper-Stabilized Amplifier with a Tunable Bandwidth for EEG Acquisition Applications. *IEEE Access* **2019**, *7*, 73165–73171. [\[CrossRef\]](#)
27. Rai, S.; Holleman, J.; Pandey, J.N.; Zhang, F.; Otis, B. A 500 μ W neural tag with 2 μ Vrms AFE and frequency-multiplying MICS/ISM FSK transmitter. In Proceedings of the 2009 IEEE International Solid-State Circuits Conference–Digest of Technical Papers, San Francisco, CA, USA, 8–12 February 2009; pp. 212–213.
28. Shen, L.; Lu, N.; Sun, N. A 1-V 0.25- μ W Inverter Stacking Amplifier with 1.07 Noise Efficiency Factor. *IEEE J. Solid-State Circuits* **2018**, *53*, 896–905. [\[CrossRef\]](#)
29. Jeon, D.; Chen, Y.-P.; Lee, Y.; Kim, Y.; Foo, Z.; Kruger, G.; Oral, H.; Berenfeld, O.; Zhang, Z.; Blaauw, D.; et al. 24.3 An implantable 64nW ECG-monitoring mixed-signal SoC for arrhythmia diagnosis. In Proceedings of the 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC), San Francisco, CA, USA, 9–13 February 2014; Volume 57, pp. 416–417. [\[CrossRef\]](#)
30. OlssonIII, R.; Buhl, D.; Sirota, A.; Buzsáki, G.; Wise, K.; Olsson, R.H. Band-Tunable and Multiplexed Integrated Circuits for Simultaneous Recording and Stimulation with Microelectrode Arrays. *IEEE Trans. Biomed. Eng.* **2005**, *52*, 1303–1311. [\[CrossRef\]](#)
31. Johnson, B.; Molnar, A. An Orthogonal Current-Reuse Amplifier for Multi-Channel Sensing. *IEEE J. Solid-State Circuits* **2013**, *48*, 1487–1496. [\[CrossRef\]](#)
32. Steyaert, M.S.J.; Sansen, W.M.C. A micropower low-noise monolithic instrumentation amplifier for medical purposes. *IEEE J. Solid-State Circuits* **1987**, *22*, 1163–1168. [\[CrossRef\]](#)
33. Kensall, J.J.; Wise, D. An Implantable CMOS Circuit Interface for Multiplexed Microelectrode Recording Arrays. *IEEE J. Solid-State Circuits* **1992**, *27*, 433–443.
34. Akin, T.; Najafi, K.; Bradley, R. A wireless implantable multichannel digital neural recording system for a micromachined sieve electrode. *IEEE J. Solid-State Circuits* **1998**, *33*, 109–118. [\[CrossRef\]](#)
35. Harrison, R.R.; Charles, C. A low-power low-noise cmos for amplifier neural recording applications. *IEEE J. Solid-State Circuits* **2003**, *38*, 958–965. [\[CrossRef\]](#)
36. Mohseni, P.; Najafi, K. A Fully Integrated Neural Recording Amplifier with DC Input Stabilization. *IEEE Trans. Biomed. Eng.* **2004**, *51*, 832–837. [\[CrossRef\]](#)
37. Wu, H.; Xu, Y.P. A 1V 2.3 μ W Biomedical Signal Acquisition IC. In Proceedings of the 2006 IEEE International Solid State Circuits Conference–Digest of Technical Papers, San Francisco, CA, USA, 6–9 February 2006; pp. 119–128.
38. Parthasarathy, J.; Erdman, A.G.; Redish, A.D.; Ziaie, B. An integrated CMOS bio-potential amplifier with a feed-forward DC cancellation topology. In Proceedings of the 2006 International Conference of the IEEE Engineering in Medicine and Biology Society, New York, NY, USA, 30 August–3 September 2006; pp. 2974–2977.
39. Yazicloglu, R.F.; Merken, P.; Puers, R.; van Hoof, C. A 60 μ W 60 nV/ $\sqrt{\text{Hz}}$ readout front-end for portable biopotential acquisition systems. In Proceedings of the 2006 IEEE International Solid State Circuits Conference–Digest of Technical Papers, San Francisco, CA, USA, 6–9 February 2006; pp. 109–118.
40. Yin, M.; Ghovanloo, M. A Low-Noise Preamplifier with Adjustable Gain and Bandwidth for Biopotential Recording Applications. In Proceedings of the 2007 IEEE International Symposium on Circuits and Systems, New Orleans, LA, USA, 27–30 May 2007; pp. 321–324.
41. Gosselin, B.; Sawan, M.; Chapman, C.A. A Low-Power Integrated Bioamplifier With Active Low-Frequency Suppression. *IEEE Trans. Biomed. Circuits Syst.* **2007**, *1*, 184–192. [\[CrossRef\]](#)
42. Denison, T.; Consoer, K.; Santa, W.; Avestruz, A.T.; Cooley, J.; Kelly, A. A 2 μ W 100nV/rHz Chopper-Stabilized Instrumentation Amplifier for Chronic Measurement of Neural Field Potentials. *IEEE J. Solid-State Circuits* **2007**, *42*, 2934–2945. [\[CrossRef\]](#)
43. Holleman, J.; Otis, B. A Sub-Microwatt Low-Noise Amplifier for Neural Recording. In Proceedings of the 2007 29th Annual International Conference of the IEEE Engineering in Medicine and Biology Society, Lyon, France, 22–26 August 2007; pp. 3930–3933. [\[CrossRef\]](#)
44. Cheng, C.L. A 70 dB gain low-power band-pass amplifier for bio-signals sensing applications. In Proceedings of the 2007 IEEE International Symposium on Circuits and Systems, New Orleans, LA, USA, 27–30 May 2007; pp. 577–580.
45. Wattanapanitch, W.; Fee, M.; Sarpeshkar, R. An Energy-Efficient Micropower Neural Recording Amplifier. *IEEE Trans. Biomed. Circuits Syst.* **2007**, *1*, 136–147. [\[CrossRef\]](#)
46. Xu, X.; Zou, X.; Yao, L.; Lian, Y. A 1-V 450-nW fully integrated biomedical sensor interface system. In Proceedings of the 2008 IEEE Symposium on VLSI Circuits, Honolulu, HI, USA, 18–20 June 2008; pp. 78–79. [\[CrossRef\]](#)
47. Yaziciglu, R.F.; Merken, P.; Puers, R.; van Hoof, C. A 200 μ W eight-channel EEG acquisition ASIC for ambulatory EEG systems. *IEEE J. Solid-State Circuits* **2008**, *43*, 3025–3038. [\[CrossRef\]](#)

48. Kao, S.-T.; Lu, H.; Su, C. A 1.5 V 7.5 μ W programmable gain amplifier for multiple biomedical signal acquisition. In Proceedings of the 2009 IEEE Biomedical Circuits and Systems Conference, Beijing, China, 26–28 November 2009; pp. 73–76. [\[CrossRef\]](#)
49. Chae, M.S.; Yang, Z.; Yuce, M.R.; Hoang, L.; Liu, W.; Member, S. A 128 Channel 6mW Wireless Neural Recording IC with Spike Feature Extraction. *IEEE Int. Solid-State Circuits* **2009**, *17*, 312–321.
50. Taylor, J.; Rieger, R. A low noise front-end for multiplexed ENG recording using CMOS technology. In Proceedings of the 2008 15th IEEE International Conference on Electronics, Circuits and Systems, Saint Julian's, Malta, 31 August–3 September 2008; pp. 754–757.
51. Verma, N.; Shoeb, A.H.; Bohorquez, J.L.; Dawson, J.L.; Guttag, J.V.; Chandrakasan, A.P. A Micro-Power EEG Acquisition SoC With Integrated Feature Extraction Processor for a Chronic Seizure Detection System. *IEEE J. Solid-State Circuits* **2010**, *45*, 804–816. [\[CrossRef\]](#)
52. Lee, S.B.; Lee, H.-M.; Kiani, M.; Jow, U.-M.; Ghovanloo, M. An Inductively Powered Scalable 32-Channel Wireless Neural Recording System-on-a-Chip for Neuroscience Applications. *IEEE Trans. Biomed. Circuits Syst.* **2010**, *4*, 360–371. [\[CrossRef\]](#)
53. Fan, Q.; Sebastiano, F.; Huijsing, J.H.; Makinwa, K.A.A. A 1.8 μ W 60 nV/ $\sqrt{\text{Hz}}$ capacitively-coupled chopper instrumentation amplifier in 65 nm CMOS for wireless sensor nodes. *IEEE J. Solid-State Circuits* **2011**, *46*, 1534–1543. [\[CrossRef\]](#)
54. Yin, M.; Ghovanloo, M. A low-noise clockless simultaneous 32-channel wireless neural recording system with adjustable resolution. *Analog. Integr. Circuits Signal Process.* **2010**, *66*, 417–431. [\[CrossRef\]](#)
55. Rieger, R. Variable-Gain, Low-Noise Amplification for Sampling Front Ends. *IEEE Trans. Biomed. Circuits Syst.* **2011**, *5*, 253–261. [\[CrossRef\]](#)
56. Chang, S.I.; Alashmouny, K.; McCormick, M.; Chen, Y.C.; Yoon, E. BioBolt: A minimally-invasive neural interface for wireless epidural recording by intra-skin communication. In Proceedings of the 2011 Symposium on VLSI Circuits–Digest of Technical Papers, Kyoto, Japan, 15–17 June 2011; pp. 146–147.
57. Wattanapanitch, W.; Sarpeshkar, R. A Low-Power 32-Channel Digitally Programmable Neural Recording Integrated Circuit. *IEEE Trans. Biomed. Circuits Syst.* **2011**, *5*, 592–602. [\[CrossRef\]](#)
58. RYazicioglu, F.; Kim, S.; Torfs, T.; Kim, H.; van Hoof, C. A 30 μ W analog signal processor ASIC for portable biopotential signal monitoring. *IEEE J. Solid-State Circuits* **2011**, *46*, 209–223. [\[CrossRef\]](#)
59. Majidzadeh, V.; Schmid, A.; Leblebici, Y. Energy Efficient Low-Noise Neural Recording Amplifier with Enhanced Noise Efficiency Factor. *IEEE Trans. Biomed. Circuits Syst.* **2011**, *5*, 262–271. [\[CrossRef\]](#)
60. Azin, M.; Guggenmos, D.J.; Barbay, S.; Nudo, R.J.; Mohseni, P. A Battery-Powered Activity-Dependent Intracortical Microstimulation IC for Brain-Machine-Brain Interface. *IEEE J. Solid-State Circuits* **2011**, *46*, 731–745. [\[CrossRef\]](#)
61. Guo, J.; Yuan, G.J.; Huang, J.; Law, J.K.-Y.; Yeung, C.-K.; Chan, M. 32.9 nV/rt Hz -60.6 dB THD dual-band micro-electrode array signal acquisition IC. *IEEE J. Solid-State Circuits* **2012**, *47*, 1209–1220. [\[CrossRef\]](#)
62. Gao, H.; Walker, R.M.; Nuyujukian, P.; Makinwa, K.A.; Shenoy, K.V.; Murmann, B.; Meng, T.H. HermesE: A 96-channel full data rate direct neural interface in 0.13 μ m CMOS. *IEEE J. Solid-State Circuits* **2012**, *47*, 1043–1055. [\[CrossRef\]](#)
63. Zhang, F.; Holleman, J.; Otis, B.P. Design of Ultra-Low Power Biopotential Amplifiers for Biosignal Acquisition Applications. *IEEE Trans. Biomed. Circuits Syst.* **2012**, *6*, 344–355. [\[CrossRef\]](#)
64. Liu, L.; Zou, X.; Goh, W.L.; Ramamoorthy, R.; Dawe, G.; Je, M. 800 nW 43 nV/ $\sqrt{\text{Hz}}$ neural recording amplifier with enhanced noise efficiency factor. *Electron. Lett.* **2012**, *48*, 479–480. [\[CrossRef\]](#)
65. Han, D.; Zheng, Y.; Rajkumar, R.; Dawe, G.; Je, M. A 0.45 V 100-channel neural-recording IC with sub- μ W/channel consumption in 0.18 μ m CMOS. In Proceedings of the 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers, San Francisco, CA, USA, 17–21 February 2013; Volume 56, pp. 290–291.
66. Zou, X.; Liu, L.; Cheong, J.H.; Yao, L.; Li, P.; Cheng, M.-Y.; Goh, W.L.; Rajkumar, R.; Dawe, G.; Cheng, K.-W.; et al. A 100-Channel 1-mW Implantable Neural Recording IC. *IEEE Trans. Circuits Syst. I Regul. Pap.* **2013**, *60*, 2584–2596. [\[CrossRef\]](#)
67. Yoo, J.; Yan, L.; El-Damak, D.; Altaf, M.A.B.; Shoeb, A.H.; Chandrakasan, A.P. An 8-channel scalable EEG acquisition SoC with patient-specific seizure classification and recording processor. *IEEE J. Solid-State Circuits* **2013**, *48*, 214–228. [\[CrossRef\]](#)
68. Xu, J.; Mitra, S.; Matsumoto, A.; Patki, S.; Van Hoof, C.; Makinwa, K.A.A.; Yazicioglu, R.F. A Wearable 8-Channel Active-Electrode EEG/ETI Acquisition System for Body Area Networks. *IEEE J. Solid-State Circuits* **2014**, *49*, 2005–2016. [\[CrossRef\]](#)
69. Wang, T.-Y.; Lai, M.-R.; Twigg, C.M.; Peng, S.-Y. A Fully Reconfigurable Low-Noise Biopotential Sensing Amplifier With 1.96 Noise Efficiency Factor. *IEEE Trans. Biomed. Circuits Syst.* **2014**, *8*, 411–422. [\[CrossRef\]](#)
70. Chen, W.-M.; Chiueh, H.; Chen, T.-J.; Ho, C.-L.; Jeng, C.; Ker, M.-D.; Lin, C.-Y.; Huang, Y.-C.; Chou, C.-W.; Fan, T.-Y.; et al. A Fully Integrated 8-Channel Closed-Loop Neural-Prosthetic CMOS SoC for Real-Time Epileptic Seizure Control. *IEEE J. Solid-State Circuits* **2013**, *49*, 232–247. [\[CrossRef\]](#)
71. Cota, O.F.; Plachta, D.; Stieglitz, T.; Manoli, Y.; Kuhl, M. In-vivo characterization of a 0.8–3 μ V_{RMS} input-noise versatile CMOS pre-amplifier. In Proceedings of the 2015 7th International IEEE/EMBS Conference on Neural Engineering (NER), Montpellier, France, 22–24 April 2015; pp. 458–461.
72. Nair, V.V.; Youn, J.H.; Choi, J.R.; Vijayakumaran, N.V. An integrated chip coil sensor and instrumentation amplifier for bio-magnetic signal acquisition. In Proceedings of the 2015 Transducers–2015 18th International Conference on Solid-State Sensors, Actuators and Microsystems (TRANSDUCERS), Anchorage, AK, USA, 21–25 June 2015; pp. 1581–1584. [\[CrossRef\]](#)
73. Chen, Y.-P.; Jeon, D.; Lee, Y.; Kim, Y.; Foo, Z.; Lee, I.; Langhals, N.B.; Kruger, G.; Oral, H.; Berenfeld, O.; et al. An Injectable 64 nW ECG Mixed-Signal SoC in 65 nm for Arrhythmia Monitoring. *IEEE J. Solid-State Circuits* **2015**, *50*, 375–390. [\[CrossRef\]](#)

74. Harpe, P.; Gao, H.; van Dommele, R.; Cantatore, E.; van Roermund, A. A 3 nW signal-acquisition IC integrating an amplifier with 2.1 NEF and a 1.5 fJ/conv-step ADC. In Proceedings of the 2015 IEEE International Solid-State Circuits Conference (ISSCC) Digest of Technical Papers, San Francisco, CA, USA, 22–26 February 2015; Volume 58, pp. 382–383.
75. Song, S.S.; Rooijakkers, M.M.; Harpe, P.P.; Rabotti, C.C.; Mischi, M.M.; Van Roermund, A.H.M.; Cantatore, E.E. A Low-Voltage Chopper-Stabilized Amplifier for Fetal ECG Monitoring With a 1.41 Power Efficiency Factor. *IEEE Trans. Biomed. Circuits Syst.* **2015**, *9*, 237–247. [\[CrossRef\]](#)
76. Yaul, F.M.; Chandrakasan, A.P. A sub- μ W 36 nV/vHz chopper amplifier for sensors using a noise-efficient inverter-based 0.2 V-supply input stage. In Proceedings of the 2016 IEEE International Solid-State Circuits Conference (ISSCC), San Francisco, CA, USA, 31 January–4 February 2016; Volume 59, pp. 94–95.
77. Bahr, A.; Abu Saleh, L.; Hinsch, R.; Schroeder, D.; Isbrandt, D.; Krautschneider, W.H. Small area, low power neural recording integrated circuit in 130 nm CMOS technology for small mammals. In Proceedings of the 2016 28th International Conference on Microelectronics (ICM), Giza, Egypt, 17–20 December 2016; pp. 349–352. [\[CrossRef\]](#)
78. Wu, J.; Law, M.K.; Mak, P.I.; Martins, R.P. A 2- μ W 45-nV/ $\sqrt{\text{Hz}}$ Readout Front End with Multiple-Chopping Active-High-Pass Ripple Reduction Loop and Pseudofeedback DC Servo Loop. *IEEE Trans. Circuits Syst. II Express Briefs* **2016**, *63*, 351–355. [\[CrossRef\]](#)
79. Chandrakumar, H.; Markovic, D. A 2 μ W 40 mVpp linear-input-range chopper-stabilized bio-signal amplifier with boosted input impedance of 300 MO and electrode-offset filtering. In Proceedings of the 2016 IEEE International Solid-State Circuits Conference (ISSCC), San Francisco, CA, USA, 31 January–4 February 2016; Volume 59, pp. 96–97.
80. Chandrakumar, H.; Markovic, D. A High Dynamic-Range Neural Recording Chopper Amplifier for Simultaneous Neural Recording and Stimulation. *IEEE J. Solid-State Circuits* **2017**, *52*, 645–656. [\[CrossRef\]](#)
81. Zheng, J.; Ki, W.-H.; Hu, L.; Tsui, C.-Y. Chopper Capacitively Coupled Instrumentation Amplifier Capable of Handling Large Electrode Offset for Biopotential Recordings. *IEEE Trans. Circuits Syst. II Express Briefs* **2017**, *64*, 1392–1396. [\[CrossRef\]](#)
82. Yang, Z.; Wang, J. A wearable wireless bio-medical front-end circuit for monitoring electrophysiological signals. In Proceedings of the BIBE 2019, the Third International Conference on Biological Information and Biomedical Engineering, Hangzhou, China, 20–22 June 2019; pp. 1–5.
83. Kaplon, J.; Dabrowski, W. Fast CMOS binary front-end for silicon strip detectors at LHC experiments. In Proceedings of the IEEE Symposium Conference Record Nuclear Science 2004, Rome, Italy, 16–22 October 2004; Volume 1, pp. 34–38.
84. Ratti, L.; Gaioni, L.; Manghisoni, M.; Re, V.; Riceputi, E.; Traversi, G. 65-nm CMOS Front-End Channel for Pixel Readout in the HL-LHC Radiation Environment. *IEEE Trans. Nucl. Sci.* **2017**, *64*, 2922–2932. [\[CrossRef\]](#)
85. Intan Technologies. RHD2000 Series Digital Electrophysiology Interface Chips. RHD2216 Datasheet, Sept. 2013 [Revised Dec. 2020]. Available online: https://intantech.com/files/Intan_RHD2000_series_datasheet.pdf (accessed on 21 June 2021).
86. Musk, E.N. An Integrated Brain-Machine Interface Platform with Thousands of Channels. *J. Med. Internet Res.* **2019**, *21*, e16194. [\[CrossRef\]](#)
87. Xu, J.; Fan, Q.; Huijsing, J.H.; van Hoof, C.; Yazicioglu, R.F.; Makinwa, K.A.A. Measurement and analysis of current noise in chopper amplifiers. *IEEE J. Solid-State Circuits* **2013**, *48*, 1575–1584.
88. Chan, P.K.; Ng, L.S.; Siek, L.; Lau, K.T. Designing CMOS folded-cascode operational amplifier with flicker noise minimization. *Microelectron. J.* **2001**, *32*, 69–73. [\[CrossRef\]](#)
89. Alves, L.N.; Aguiar, R.L. Noise performance of classical current mirrors. In Proceedings of the 9th International Conference on Electronics, Circuits and Systems, Dubrovnik, Croatia, 15–18 September 2002; Volume 1, pp. 277–280.
90. Rieger, R.; Taylor, J.; Demosthenous, A.; Donaldson, N.; Langlois, P. Design of a low-noise preamplifier for nerve cuff electrode recording. *IEEE J. Solid-State Circuits* **2003**, *38*, 1373–1379. [\[CrossRef\]](#)
91. Castagnola, E.; Maiolo, L.; Maggiolini, E.; Minotti, A.; Marrani, M.; Maita, F.; Ricci, D. PEDOT-CNT-Coated Low-Impedance, Ultra-Flexible, and Brain-Conformable Micro-ECOG Arrays. *IEEE Trans. Neural Syst. Rehabil. Eng.* **2015**, *23*, 342–350. [\[CrossRef\]](#)
92. Homayoni, F.; Hosseini, S.E.; Baedi, J. A high gain lateral BJT on thin film silicon substrate. In Proceedings of the 2009 IEEE International Conference of Electron Devices and Solid-State Circuits (EDSSC), Xi'an, China, 25–27 December 2009; pp. 278–281.
93. Gray, P.R.; Hurst, P.; Meyer, R.G.; Lewis, S. *Analysis and Design of Analog Integrated Circuits*, 5th ed.; Wiley: Hoboken, NJ, USA, 2009; p. 126.